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Abstract. Sketches are probabilistic data structures that can provide approx-
imate results within mathematically proven error bounds while using orders
of magnitude less memory than traditional approaches. They are tailored for
streaming data analysis on architectures even with limited memory such as
single-board computers that are widely exploited for IoT and edge computing.
Since these devices oer multiple cores, with ecient parallel sketching schemes,
they are able to manage high volumes of data streams. However, since their
caches are relatively small, a careful parallelization is required.
In this work, we focus on the frequency estimation problem and evaluate the
performance of a high-end server, a 4-core Raspberry Pi and an 8-core Odroid.
As a sketch, we employed the widely used Count-Min Sketch. To hash the stream
in parallel and in a cache-friendly way, we applied a novel tabulation approach
and rearranged the auxiliary tables into a single one. To parallelize the process
with performance, we modied the workow and applied a form of buering
between hash computations and sketch updates.
Today, many single-board computers have heterogeneous processors in which
slow and fast cores are equipped together. To utilize all these cores to their
full potential, we proposed a dynamic load-balancing mechanism which signif-
icantly increased the performance of frequency estimation.
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1 Introduction
Although querying streaming data with 100% accuracy may be possible by using cut-
ting edge servers equipped with a large memory and powerful processor(s), enabling
power ecient devices such as single-board computers (SBCs), e.g., Arduino, Rasp-
berry Pi, Odroid, with smarter algorithms and data structures yields cost and energy
ecient solutions. These devices are indeed cheap, are equipped with multicore pro-
cessors, and portable enough to be located at the edge of a data ecosystem, which is
where the data is actually generated. Furthermore, SBCs can be enhanced with vari-
ous hardware such as cameras, sensors, and software such as network sniers. Hence,
exploiting their superior price/performance ratio for data streams is a promising ap-
proach. A comprehensive survey of data stream applications can be found in [12].
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Sketches can be dened as data summaries and there exist various sketches in
the literature tailored for dierent applications. These structures help us to process a
query on a massive dataset with small, usually sub-linear amount of memory [1, 3, 9,
10]. Furthermore, each data stream can be independently sketched and these sketches
can then be combined to obtain the nal sketch. Due to the implicit compression, there
is almost always a trade-o between the accuracy of the nal result and the sketch size.
Count-Min Sketch (CMS) is a probabilistic sketch that helps to estimate the fre-
quencies, i.e., the number of occurrences, of the items in a stream [6]. The frequency
information is crucial to nd heavy-hitters or rare items and detecting anomalies [4,
6]. A CMS stores a small counter table to keep the track of the frequencies. The ac-
cesses to the sketch are decided based on the hashes of the items and the corresponding
counters are incremented. Intuitively, the frequencies of the items are not exact due
to the hash collisions. An important property of a CMS is that the error is always one
sided; that is, the sketch never underestimates the frequencies.
Since independent sketches can be combined, even for a single data stream, gen-
erating a sketch in parallel is considered to be a straightforward task; each processor
can independently consume a dierent part of a stream and build a partial sketch.
However, with 휏 threads, this straightforward approach uses 휏 times more memory.
Although this may not a problem for a high-end server, when the cache sizes are small,
using more memory can be an important burden. In this work, we focus on the fre-
quency estimation problem on single-board multicore computers. Our contributions
can be summarized as follows:
1. We propose a parallel algorithm to generate a CMS and evaluate its performance on
a high-end server and two multicore SBCs; Raspberry Pi 3 Model B+ and Odroid-
XU4. We restructure the sketch construction phase while avoiding possible race-
conditions on a single CMS table. With a single table, a careful synchronization is
necessary, since race-conditions not only degrade the performance but also increase
the amount of error on estimation. Although we use CMS in this work, the tech-
niques proposed in this paper can easily be extended to other table-based frequency
estimation sketches such as Count-Sketch and Count Min-Min Sketch.
2. Today, many SBCs have fast and slow cores to reduce the energy consumption.
However, the performance dierence of these heterogenous cores dier for dier-
ent devices. Under this heterogeneity, a manual optimization is required for each
SBC. As our second contribution, we propose a load-balancing mechanism that dis-
tributes the work evenly to all the available cores and uses them as eciently as
possible. The proposed CMS generation technique is dynamic; it is not specialized
for a single device and can be employed on various devices having heterogeneous
cores.
3. As the hashing function, we use tabulation hashing which is recently proven to
provide strong statistical guarantees [16] and faster than many hashing algorithms
available; a recent comparison can be found in [7]. For some sketches including
CMS, to reduce the estimation error, the same item is hashed multiple times with
a dierent function from the same family. As our nal contribution, we propose a
cache-friendly tabulation scheme to compute multiple hashes at a time. The scheme
can also be used for other applications employing multiple hashes.
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2 Notation and Background
Let  = {1,⋯ , 푛} be the universal set where the elements in the stream are coming
from. Let 푁 be size of the stream s[.] where s[푖] denotes the 푖th element in the stream.
We will use 푓푥 to denote the frequency of an item. Hence,푓푥 = |{푥 = s[푖] ∶ 1 ≤ 푖 ≤ 푁}|.
Given two parameters 휖 and 훿 , a Count-Min Sketch is constructed as a two-dimensional
counter table with 푑 = ⌈ln(1/훿)⌉ rows and 푤 = ⌈푒/휖⌉ columns. Initially, all the counters
inside the sketch are set to 0.
There are two fundamental operations for a CMS; the rst one is insert(푥) which
updates internal sketch counters to process the items in the stream. To insert 푥 ∈  ,
the counters cms[푖][ℎ푖(푥)] are incremented for 1 ≤ 푖 ≤ 푑 , i.e., a counter from each row
is incremented where the column IDs are obtained from the hash values. Algorithm 1
gives the pseudocode to sequentially process s[.] of size 푁 and construct a CMS.
The second operation for CMS is query(푥) to estimate the frequency of 푥 ∈  as푓 ′푥 = 푚푖푛1≤푖≤푑{cms[푖][ℎ푖(푥)]}.
With 푑 ×푤 memory, the sketch satises that 푓푥 ≤ 푓 ′푥 and Pr (푓 ′푥 ≥ 푓푥 + 휖푁 ) ≤ 훿. Hence,
the error is additive and always one-sided. Furthermore, for 휖 and 훿 small enough, the
error is also bounded with high probability. Hence, especially for frequent items with
large 푓푥 , the ratio of the estimation to the actual frequency approaches to one.
ALGORITHM 1: CMS-Construction
Input: 휖: error factor, 훿 : error probability
s[.]: a stream with 푁 elements from 푛 distinct elementsℎ푖(.): pairwise independent hash functions where for1 ≤ 푖 ≤ 푑 , ℎ푖 :  → {1,⋯ , 푤} and 푤 = ⌈푒/휖⌉
Output: cms[.][.]: a 푑 × 푤 counter sketch where 푑 = ⌈1/훿⌉
for 푖← 1 to 푑 do
for 푗 ← 1 to 푤 do
cms[i][j] ← 0
for 푖← 1 to 푁 do푥 ← 푠[푖] for 푗 ← 1 to 푑 do푐표푙 ← ℎ푗 (푥)
cms[j][푐표푙] ← cms[j][푐표푙] +1
Tabulation Hash: CMS requires pairwise independent hash functions to provide the
desired properties stated above. A separate hash function is used for each row of the
CMS with a range equal to the range of columns. In this work, we use tabulation hash-
ing [18] which has been recently analyzed by Patrascu and Thorup et al. [13, 16] and
shown to provide strong statistical guarantees despite of its simplicity. Furthermore,
it is even as fast as the classic multiply-mod-prime scheme, i.e., (푎푥 + 푏) mod 푝.
Assuming each element in is represented in 32 bits (the hash function can also be
used to hash 64-bit stream items [16]) and the desired output is also 32 bits, tabulation
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hashing works as follows: rst a 4×256 table is generated and lled with random 32-bit
values. Given a 32-bit input 푥 , each character, i.e., 8-bit value, of 푥 is used as an index
for the corresponding row. Hence, four 32-bit values, one from each row, are extracted
from the table. The bitwise XOR of these 32-bit values are returned as the hash value.
3 Merged Tabulation with a Single Table
Hashing the same item with dierent members of a hash family is a common technique
in sketching applied to reduce the error of the estimation. One can use a single row
for CMS, i.e., set 푑 = 1 and answer the query by reporting the value of the counter
corresponding to the hash value. However, using multiple rows reduces the probability
of having large estimation errors.
Although the auxiliary data used in tabulation hashing are small and can t into a
cache, the spatial locality of the accessed table elements, i.e., their distance in memory,
is deteriorating since each access is performed to a dierent table row (of length 256).
A naive, cache-friendly rearrangement of the entries in the tables is also not possible
for applications performing a single hash per item; the indices for each table row are
obtained from adjacent chunks in the binary representation of the hashed item which
are usually not correlated. Hence, there is no relation whatsoever among them to help
us to x the access pattern for all possible stream elements.
For many sketches, the same item is hashed more than once. When tabulation
hashing is used, this yields an interesting optimization; there exist multiple hash func-
tions and hence, more than one hash table. Although, the entries in a single table is
accessed in a somehow irregular fashion, the accessed coordinates in all the tables are
the same for dierent tables as can be observed on the left side of Figure 1. Hence,
the columns of the tables can be combined in an alternating fashion as shown in the
right side of the gure. In this approach, when only a single thread is responsible from
computing the hash values for a single item to CMS, the cache can be utilized in a bet-
ter way since the memory locations accessed by that thread are adjacent. Hence, the
computation will pay the penalty for a cache-miss only once for each 8-bit character
of a 32-bit item. This proposed scheme is called merged tabulation. The pseudocode is
given in Algorithm 2.
Fig. 1: Memory access patterns for naive and
merged tabulation for four hashes. The hash ta-
bles are colored with dierent colors. The ac-
cessed locations are shown in black.
ALGORITHM 2:MergedHash
Input: 푑푎푡푎: 32-bit data to be hashed
Output: res[4]: lled with hash values푚푎푠푘 ← 0푥000000푓 푓푥 ← 푑푎푡푎푐 ← 4 ∗ (푥&푚푎푠푘)
for 푖← 0 to 4 do
res[i]← tbl[0][푐 + 푖]푥 ← 푥 >> 8
for 푖← 1 to 4 do푐 ← 4 ∗ (푥&푚푎푠푘)
res[0]← res[0] ⊕ tbl[푖][푐]
res[1]← res[1] ⊕ tbl[푖][푐 + 1]
res[2]← res[2] ⊕ tbl[푖][푐 + 2]
res[3]← res[3] ⊕ tbl[푖][푐 + 3]푥 ← 푥 >> 8
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4 Parallel Count-Min Sketch Construction
Since multiple CMS sketches can be combined, on a multicore hardware, each thread
can process a dierent part of the data (with the same hash functions) to construct
a partial CMS. These partial sketches can then be combined by adding the counter
values in the same locations. Although this approach has been already proposed in
the literature and requires no synchronization, the amount of the memory it requires
increases with increasing number of threads. We included this one sketch to one core
approach in the experiments as one of the baselines.
Constructing a single CMS sketch in parallel is not a straightforward task. One can
assign an item to a single thread and let it perform all the updates (i.e., increment oper-
ations) on CMS counters. The pseudocode of this parallel CMS construction is given in
Algorithm 3. However, to compute the counter values correctly, this approach requires
a signicant synchronization overhead; when a thread processes a single data item, it
accesses an arbitrary column of each CMS row. Hence, race conditions may reduce
the estimation accuracy. In addition, these memory accesses are probable causes of
false sharing. To avoid the pitfalls stated above, one can allocate locks on the counters
before every increment operation. However, such a synchronization mechanism is too
costly to be applied in practice.
ALGORITHM 3: Naive-Parallel-CMS
Input: 휖: error factor, 훿 : error probability
s[.]: a stream with 푁 elements from 푛 distinct elementsℎ푖(.): pairwise independent hash functions where for1 ≤ 푖 ≤ 푑 , ℎ푖 :  → {1,⋯ , 푤} and 푤 = ⌈푒/휖⌉휏 : no threads
Output: cms[.][.]: a 푑 × 푤 counter sketch where 푑 = ⌈1/훿⌉
Reset all the cms[.][.] counters to 0 (as in Algorithm 1).
for 푖← 1 to 푁 in parallel do푥 ← 푠[푖]
hashes[.]←MergedHash(푥)
for 푗 ← 1 to 푑 do푐표푙 ← hashes[푗]
cms[j][푐표푙] ← cms[j][푐표푙] +1 (must be a critical update)
In this work, we propose a buered parallel execution to alleviate the above men-
tioned issues; we (1) divide the data into batches and (2) process a single batch in paral-
lel in two phases; a) merged-hashing and b) CMS counter updates. In the proposed ap-
proach, the threads synchronize after each batch and process the next one. For batches
with 푏 elements, the rst phase requires a buer of size 푏 × 푑 to store the hash values,
i.e., column ids, which then will be used in the second phase to update correspond-
ing CMS counters. Such a buer allows us to use merged tabulation eectively during
the rst phase. In our implementation, the counters in a row are updated by the same
thread hence, there will be no race conditions and probably much less false sharing. Al-
gorithm 4 gives the pseudocode of the proposed buered CMS construction approach.
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ALGORITHM 4: Buffered-Parallel-CMS
Input: 휖: error factor, 훿 : error probability
s[.]: a stream with 푁 elements from 푛 distinct elementsℎ푖(.): pairwise independent hash functions where for1 ≤ 푖 ≤ 푑 , ℎ푖 :  → {1,⋯ , 푤} and 푤 = ⌈푒/휖⌉푏: batch size (assumption: divides 푁 )휏 : no threads (assumption: divides 푑)
Output: cms[.][.]: a 푑 × 푤 counter sketch where 푑 = ⌈1/훿⌉
Reset all the cms[.][.] counters to 0 (as in Algorithm 1)
for 푖← 1 to 푁 /푏 do푗푒푛푑 ← 푖 × 푏 푗푠푡푎푟푡 ← 푗푒푛푑 − 푏 + 1
for 푗 ← 푗푠푡푎푟푡 to 푗푒푛푑 in parallel do푥 ← s[푗]퓁푒푛푑 ← 푗 × 푑퓁푠푡푎푟푡 ← 퓁푒푛푑 − 푑 + 1
buf[퓁푠푡푎푟푡 ,⋯ , 퓁푒푛푑 ]←MergedHash(푥)
Synchronize the threads, e.g., with a barrier
for 푡푖푑 ← 1 to 휏 in parallel do
for 푗 ← 1 to 푏 do푛푟표푤푠← 푑/휏푟푒푛푑 ← 푡푖푑 × 푛푟표푤푠푟푠푡푎푟푡 ← 푟푒푛푑 − 푛푟표푤푠 + 1
for 푟 ← 푟푠푡푎푟푡 to 푟푒푛푑 do푐표푙 ← buf[((푗 − 1) × 푑) + 푟]
cms[푟][푐표푙]← cms[푟][푐표푙] + 1
5 Managing Heterogeneous Cores
A recent trend on SBC design is heterogeneous multiprocessing which had been widely
adopted by mobile devices. Recently, some ARM-based devices including SBCs use
the big.LITTLE architecture equipped with power hungry but faster cores, as well as
battery-saving but slower cores. The faster cores are suitable for compute-intensive,
time-critical tasks where the slower ones perform the rest of the tasks and save more
energy. In addition, tasks can be dynamically swapped between these cores on the
y. One of the SBCs we experiment in this study has an 8-core Exynos 5422 Cortex
processor having four fast and four relatively slow cores.
Assume that we have 푑 rows in CMS and 푑 cores on the processor; when the cores
are homogeneous, Algorithm 4 works eciently with static scheduling since, each
thread performs the same amount of merged hashes and counter updates. When the
cores are heterogeneous, the rst inner loop (for merged hashing) can be dynamically
scheduled: that ia a batch can be divided into smaller, independent chunks and the
faster cores can hash more chunks. However, the same technique is not applicable
to the (more time consuming) second inner loop where the counter updates are per-
formed: in the proposed buered approach, Algorithm 4 divides the workload among
the threads by assigning each row to a dierent one. When the fast cores are done
with the updates, the slow cores will still be working. Furthermore, faster cores can-
not help to the slower ones by stealing a portion of their remaining jobs since when
two threads work on the same CMS row, race conditions will increase the error.
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To alleviate these problems, we propose to pair a slow core with a fast one and
make them update two rows in an alternating fashion. The batch is processed in two
stages as shown in Figure 2; in the rst stage, the items on the batch are processed in
a way that the threads running on faster cores update the counters on even numbered
CMS rows whereas the ones running on slower cores update the counters on odd
numbered CMS rows. When the rst stage is done, the thread/core pairs exchange
their row ids and resume from the item their mate stopped in the rst stage. In both
stages, the faster threads process 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒 items and the slower ones process푠푙표푤퐵푎푡푐ℎ푆푖푧푒 items where 푏 = 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒 + 푠푙표푤퐵푎푡푐ℎ푆푖푧푒.
Fig. 2: For a single batch, rows푖 and 푖 + 1 of CMS are updated
by a fast and a slow core pair
in two stages. In the rst stage,
the fast core performs row 푖
updates and the slow core pro-
cesses row 푖 +1 updates. In the
second stage, they exchange
the rows and complete the re-
maining updates on the coun-
ters for the current batch.
To avoid the overhead of dynamic scheduling and propose a generic solution, we
start with 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒 = 푏/2 and 푠푙표푤퐵푎푡푐ℎ푆푖푧푒 = 푏/2 and by measuring the time
spent by the cores, we dynamically adjust them to distribute the workload among all
the cores as fairly as possible. Let 푡퐹 and 푡푆 be the times spent by a fast and slow core,
respectively, on average. Let 푠퐹 = 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒푡퐹 and 푠푆 = 푠푙표푤퐵푎푡푐ℎ푆푖푧푒푡푆 be the speed of
these cores for the same operation, e.g., hashing, CMS update etc. We then solve the
equation 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒+푥푠퐹 = 푠푙표푤퐵푎푡푐ℎ푆푖푧푒−푥푠푆 for 푥 and update the values as푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒 = 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒 + 푥푠푙표푤퐵푎푡푐ℎ푆푖푧푒 = 푠푙표푤퐵푎푡푐ℎ푆푖푧푒 − 푥
for the next batch. One can apply this method iteratively for a few batches and use
the average values to obtain a generic and dynamic solution for such computations.
To observe the relative performances, we applied this technique both for hashing and
counter update phases of the proposed buered CMS generation algorithm.
6 Experimental Results
We perform experiments on the following three architectures:
– Xeon is a server running on 64 bit CentOS 6.5 equipped with 64GB RAM and an
Intel Xeon E7-4870 v2 clocked at 2.30 GHz and having 15 cores. Each core has a
32KB L1 and a 256KB L2 cache, and the size of L3 cache is 30MB.
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– Pi (Raspberry Pi 3 Model B+) is a quad-core 64-bit ARM Cortex A-53 clocked at 1.4
GHz equipped with 1 GB LPDDR2-900 SDRAM. Each core has a 32KB L1 cache, and
the shared L2 cache size is 512KB.
– Odroid (Odroid XU4) is an octa-core heterogeneous multi-processor. There are
four A15 cores running on 2Ghz and four A7 cores running on 1.4Ghz. The SBC
is equipped with a 2GB LPDDR3 RAM. Each core has a 32KB L1 cache. The fast
cores have a shared 2MB L2 cache and slow cores have a shared 512KB L2 cache.
For multicore parallelism, we use C++ and OpenMP. We use gcc 5.3.0 on Xeon.
On Pi and Odroid, the gcc version is 6.3.0 and 7.3.0, respectively. For all ar-
chitectures, -O3 optimization ag is also enabled.
To generate the datasets for experiments, we used Zipan distribution [17]. Many
data in real world such as number of paper citations, le transfer sizes, word fre-
quencies etc. t to a Zipan distribution with the shape parameter around 훼 = 1.
Furthermore, the distribution is a common choice for the studies in the literature to
benchmark the estimation accuracy of data sketches. To cover the real-life better, we
used the shape parameter 훼 ∈ {1.1, 1.5}. Although they seem to be unrelated at rst,
an interesting outcome of our experiments is that the sketch generation performance
depends not only the number of items but also the frequency distribution; when the
frequent items become more dominant in the stream, some counters are touched much
more than the others. This happens with increasing 훼 and is expected to increase the
performance since most of the times, the counters will already be in the cache. To
see the other end of the spectrum, we also used Uniform distribution to measure the
performance where all counters are expected to be touched the same number of times.
We use 휖 ∈ {10−3, 10−4, 10−5} and 훿 = 0.003 to generate small, medium and large푑 × 푤 sketches where the number of columns is chosen as the rst prime after 2/휖.
Hence, the sketches have 푤 = {2003, 20071, 200003} columns and 푑 = ⌈log2(1/훿)⌉ = 8
rows. For the experiments on Xeon, we choose 푁 = 230 elements from a universal
set  of cardinality 푛 = 225. For Pi and Odroid, we use 푁 = 225 and 푛 = 220. For all
architectures, we used 푏 = 1024 as the batch size. Each data point in the tables and
charts given below is obtained by averaging ten runs.
6.1 Multi Table vs. Single Table
Although one-sketch-per-core parallelization, i.e., using partial, multiple sketches, is
straightforward, it may not be a good approach for memory/cache restricted devices
such as SBCs. The memory/cache space might be required by other applications run-
ning on the same hardware and/or other types of skeches being maintained at the same
time for the same or a dierent data stream. Overall, this approach uses (푑 × 푤 × 휏 )
counters where each counter can have a value as large as 푁 ; i.e., the memory con-
sumption is (푑 ×푤 × 휏 × log푁 ) bits. On the other hand, a single sketch with buering
consumes (푑 × ((푤 × log푁 ) + (푏 × log푤)))
bits since there are (푑 × 푏) entries in the buer and each entry is a column ID on CMS.
For instance, with 휏 = 8 threads, 휖 = 0.001 and 훿 = 0.003), the one-sketch-per-core
approach requires (8 × 2003 × 8 × 30) = 3.85Mbits whereas using single sketch requires
Parallel Frequency Estimation on Single-Board Computers 9(8× ((2003×30)+ (1024×11))) = 0.57Mbits. Hence, in terms of memory footprint, using
a single table pays o well. Figure 3 shows the case for execution time.
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Fig. 3: Performance comparison for multi-table (MT) and single table (ST) approaches. MT uses
the one-sketch-per-core approach as suggested in the literature, MT+ is the MT-variant with
merged tabulation. In all the gures, ST+ is the proposed scheme (as in Algorithm 4), where
in the last gure, ST++ is the ST+ variant using the load-balancing scheme for heterogeneous
cores as described in Section 5. For all the gures, the 푥-axis shows the algorithm and 휖 ∈{10−3, 10−4, 10−5} pair. The 푦-axis shows the runtimes in seconds; it does not start from 0 for a
better visibility of performance dierences. The rst bar of each group shows the case when the
data is generated using uniform distribution. The second and the third bars show the case for
Zipan distribution with the shape parameter 훼 = 1.1 and 1.5, respectively.
In Figure 3.(a), the performance of the single-table (ST+) and multi-table (MT and
MT+) approaches are presented on Xeon. Although ST+ uses much less memory, its
performance is not good due to all the time spent while buering and synchronization.
The last level cache size on Xeon is 30MB; considering the largest sketch we have is
6.4MB (with 4-byte counters),Xeon does not suer from its cache size and MT+ indeed
performs much better than ST+. However, as Fig. 3.(b) shows for Pi, with a 512KB last-
level cache, the proposed technique signicantly improves the performance, and while
doing that, it uses signicantly much less memory. As Fig. 3.(c) shows, a similar per-
formance improvement on Odroid is also visible for medium (640KB) and especially
large (6.4MB) sketches when only the fast cores with a 2MB last-level cache are used.
Figure 3 shows that the performance of the algorithms vary with respect to the
distribution. As mentioned above, the variance on the frequencies increases with in-
creasing 훼 . For uniform and Zipan(1.1), the execution times tend to increase with
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sketch sizes. Nevertheless, for 훼 = 1.5, sketch size does not have a huge impact on the
performance, since only the hot counters of the most frequent items are frequently
updated. Although each counter has the same chance to be a hot counter, the eec-
tive sketch size reduces signicantly especially for large sketches. This is also why the
runtimes for many congurations are less for 훼 = 1.5.
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Fig. 4: Plots of fast-to-slow ratio 퐹2푆 = 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒푠푙표푤퐵푎푡푐ℎ푆푖푧푒 of hashing and CMS update phases for
consecutive batches and for small (left) and medum (right) sketches.
6.2 Managing Heterogeneous Cores
To utilize the heterogeneous cores on Odroid, we applied the smart load distribution
described in Section 5. We pair each slow core with a fast one, virtually divide each
batch into two parts, and make the slow core always run on smaller part. As men-
tioned before, for each batch, we dynamically adjust the load distribution based on
the previous runtimes. Figure 4 shows the ratio 퐹2푆 = 푓 푎푠푡퐵푎푡푐ℎ푆푖푧푒푠푙표푤퐵푎푡푐ℎ푆푖푧푒 for the rst 256
batches of small and medium sketches. The best F2S changes w.r.t. the computation
performed; for hashing, a 4-to-1 division of workload yields a balanced distribution.
However, for CMS updates, a 1.8-to-1 division is the best. As the gure shows, the
F2S ratio becomes stable after a few batches for both phases. Hence, one can stop the
update process after ∼30 batches and use a constant F2S for the later ones. As Fig. 3.(d)
shows, ST++, the single-table approach both with merged tabulation and load bal-
ancing, is always better than ST+. Furthermore, when 휏 = 8, with the small 512KB
last-level cache for slower cores, the ST++ improves MT+ much better (e.g., when the
medium sketch performance in Figs. 3.(c) and 3.(d) are compared). Overall, smart load
distribution increases the eciency by 15%–30% for 휏 = 8 threads.
6.3 Single Table vs. Single Table
For completeness, we compare the performance of the proposed single-table approach,
i.e., ST+ and ST++, with that of Algorithm 3. However, we observed that using atomic
updates drastically reduces its performance. Hence, we use the algorithm in a relaxed
form, i.e., with non-atomic updates. Note that in this form, the estimations can be dif-
ferent than the CMS due to race conditions. As Table 1 shows, with a single thread,
the algorithms perform almost the same except for Xeon for which Algorithm 3 is
faster. However, when the number of threads is set to number of cores, the proposed
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algorithm is much better due to the negative impact of false sharing generated by con-
current updates on the same cache line. In its current form, the proposed algorithm can
process approximately 60M, 4M, and 9M items on Xeon, Pi and Odroid, respectively.
Zipan Alg 3 (ST+ and ST++) Alg 2 - relaxed Zipan Alg 3 (ST+ and ST++) Alg 2 - relaxed훼 = 1.1 휏 = 1 휏 ∈ {4, 8} 휏 = 1 휏 ∈ {4, 8} 훼 = 1.5 휏 = 1 휏 ∈ {4, 8} 휏 = 1 휏 ∈ {4, 8}
Xeon 17.6 60.0 22.6 17.8 Xeon 17.9 57.6 22.6 12.9
Pi 1.3 3.9 1.3 3.3 Pi 1.3 4.1 1.2 3.2
Odroid 1.6 9.0 1.6 6.6 Odroid 1.6 9.0 1.7 6.1
Table 1: Throughputs for sketch generation - million items per second. For each architecture,
the number of threads is set to either one or the number of cores.
7 Related Work
CMS is proposed by Cormode and Muthukrishnan to summarize data streams [6].
Later, they comment on its parallelization [5] and briey mention the single-table and
multi-table approaches. There are studies in the literature employing synchroniza-
tion primitives such as atomic operations for frequency counting [8]. However, syn-
chronization free approaches are more popular; Cafaro et al. propose an augmented
frequency sketch for time-faded heavy hitters [2]. They divided the stream into sub-
streams and generated multiple sketches instead of a single one. A similar approach
using multiple sketches is also taken by Mandal et al. [11]. CMS has also been used
as an underlying structure to design advanced sketches. Recently, Roy et al. devel-
oped ASketch which lters high frequent items rst and handles the remaining with
a sketch such as CMS which they used for implementation [14]. However, their paral-
lelization also employs multiple lters/sketches. Another advanced sketch employing
multiple CMSs for parallelization is FCM [15].
Although other hash functions can also be used, we employ tabular hashing which
is recently shown to provide good statistical properties and reported to be fast [16, 7].
When multiple hashes on the same item are required, which is the case for many
sketches, our merging technique will be useful for algorithms using tabular hashing.
To the best of our knowledge, our work is the rst cache-focused, synchronization-
free, single-table CMS generation algorithm specically tuned for limited-memory
multicore architectures such as SBCs. Our techniques can also be employed for other
table-based sketches such as Count Sketch [3] and CMS with conservative updates.
8 Conclusion and Future Work
In this work, we investigated the parallelization of Count-Min Sketch on SBCs. We
proposed three main techniques: The rst one, merged tabulation, is useful when a sin-
gle is item needs to be hashed multiple times and can be used for dierent sketches.
The second technique buers the intermediate results to correctly synchronize the
computation and regularize the memory accesses. The third one helps to utilize het-
erogeneous cores which is a recent trend on today’s smaller devices. The experiments
we performed show that the propose techniques improve the performance of CMS
construction on multicore devices especially with smaller caches.
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As a future work, we are planning to analyze the options on the SBCs to cong-
ure how much data/instruction cache they use, and how they handle coherency. We
also want to extend the architecture spectrum with other accelerators such as FPGAs,
GPUs, and more SBCs with dierent processor types. We believe that similar tech-
niques we develop here can also be used for other sketches.
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